:: Volume 6, Issue 2 (2-2020) ::
2020, 6(2): 16-31 Back to browse issues page
Design of an Efficient Circuit for Data Rate Configuration in Power Amplifier Dedicated to Wireless Medical Applications
Tayebeh Azadmousavi , Esmaeil Najafi Aghdam ‎ * , Javad‎ Frounchi‎
Microelectronic Research Lab., Faculty of Electrical Engineering, Sahand University of Technology, Tabriz , ‎najafiaghdam@sut.ac.ir‎
Abstract:   (8687 Views)
This paper presents a new circuit to configure power amplifier (PA) for return-to-zero on-off-keying (RZ-OOK) transmitters. The proposed PA works as a multimode structure with configurable data rate and output power. The programmable data rate function is achieved by duty cycle adjustment of input data and producing input RZ-data by a simple circuit, which leads to a linear scale of data rate with power consumption. This implies that any desired level of output power can be transmitted with different power consumption according to the power budget. The RZ-data is also utilized to perform the output power reconfiguration. The PA represents data rate of 0.3Mb/s to 3Mb/s and it can deliver output power level from -23dBm to 0dBm. During data rate adjustment, power consumption varies from 0.099mW to 0.99mW when the output power is 0dBm. Also, PA consumes 0.07mW to 0.99mW at the output power tuning range with a data rate of 3Mb/s.
Keywords: Power Amplifier, PA, Configurable, RZ-OOK Modulation, Data Rate, Low Power Consumption
Full-Text [PDF 539 kb]   (2944 Downloads)    
Type of Study: Research | Subject: RF (Radio Frequency)
Received: 2019/04/22 | Accepted: 2019/08/16 | Published: 2020/09/6


XML   Persian Abstract   Print



Rights and permissions
Creative Commons License This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Volume 6, Issue 2 (2-2020) Back to browse issues page